



4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

MAX6335/MAX6336/MAX6337

General Description

The MAX6335/MAX6336/MAX6337 microprocessor (μ P) supervisory circuits monitor the power supplies in 1.8V to 3.3V μ P and digital systems. They increase circuit reliability and reduce cost by eliminating external components and adjustments. They also feature a debounced manual-reset input.

These devices perform a single function: they assert a reset signal whenever the V_{CC} supply voltage declines below a preset threshold or whenever manual reset is asserted. Reset remains asserted for a preset timeout period after V_{CC} has risen above the reset threshold or after manual reset is deasserted. The only difference among the three devices is their output. The MAX6336 (push/pull) and MAX6337 (open-drain) have an active-low RESET output, while the MAX6335 (push/pull) has an active-high RESET output. The MAX6335/MAX6336 are guaranteed to be in the correct state for V_{CC} down to 0.7V. The MAX6337 is guaranteed to be in the correct state for V_{CC} down to 1.0V.

The reset comparator in these ICs is designed to ignore fast transients on V_{CC} . Reset thresholds are factory-trimmable between 1.6V and 2.5V, in approximately 100mV increments. There are 15 standard versions available (2500 piece minimum-order quantity); contact the factory for availability of nonstandard versions (10,000 piece minimum-order quantity). For space-critical applications, the MAX6335/MAX6336/MAX6337 come packaged in a 4-pin SOT143.

Applications

Pentium II™ Computers
Computers
Controllers
Intelligent Instruments
Critical μ P/ μ C Power Monitoring
Portable/Battery-Powered Equipment
Automotive

Typical Operating Circuit and Pin Configuration appear at end of data sheet.

Selector Guide appears at end of data sheet.

Pentium II is a trademark of Intel Corp.

Features

- ◆ Ultra-Low 0.7V Operating Supply Voltage
- ◆ Low 3.3 μ A Supply Current
- ◆ Precision Monitoring of 1.8V and 2.5V Power-Supply Voltages
- ◆ Reset Thresholds Available from 1.6V to 2.5V, in Approximately 100mV Increments
- ◆ Debounced Manual Reset
- ◆ Fully Specified over Temperature
- ◆ Three Power-On Reset Pulse Widths Available (1ms min, 20ms min, 100ms min)
- ◆ Low Cost
- ◆ Three Available Output Structures: Push/Pull RESET, Push/Pull RESET, Open-Drain RESET
- ◆ Guaranteed RESET/RESET Valid to $V_{CC} = 0.7V$ (MAX6335/MAX6336)
- ◆ Power-Supply Transient Immunity
- ◆ No External Components
- ◆ 4-Pin SOT143 Package
- ◆ Pin Compatible with MAX811/MAX812 and MAX6314/MAX6315

Ordering Information

PART*	TEMP. RANGE	PIN-PACKAGE
MAX6335US__D_-T	-40°C to +125°C	4 SOT143
MAX6336US__D_-T	-40°C to +125°C	4 SOT143
MAX6337US__D_-T	-40°C to +125°C	4 SOT143

* These devices are available in factory-set V_{CC} reset thresholds from 1.6V to 2.5V, in approximately 0.1V increments. Choose the desired reset threshold suffix from Table 1 and insert it in the blanks following "US" in the part number. Factory-programmed reset timeout periods are also available. Insert the number corresponding to the desired nominal reset timeout period (1 = 1ms min, 2 = 20ms min, 3 = 100ms min) in the blank following "D" in the part number. There are 15 standard versions with a required order increment of 2500 pieces. Sample stock is generally held on the standard versions only (see Selector Guide). Contact the factory for availability of non-standard versions (required order increment is 10,000 pieces). All devices available in tape-and-reel only.

Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.



4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)

V_{CC}	-0.3V to +6V
Push/Pull RESET or RESET, MR	-0.3V to ($V_{CC} + 0.3V$)
Open-Drain RESET	-0.3V to +6V
Input Current (V_{CC})	20mA
Output Current (RESET, RESET)	20mA

Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)

SOT143 (derate 4mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$)	320mW
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Storage Temperature Range	-65°C to $+160^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = full range, MR = V_{CC} or unconnected, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$ and $V_{CC} = 3V$, reset not asserted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Supply Voltage Range	V_{CC}	$T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$	MAX6335/MAX6336	0.7		5.5	V	
			MAX6337	1.0		5.5		
		$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	MAX6335/MAX6336	0.78		5.5		
			MAX6337	1.2		5.5		
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	MAX6335/MAX6336	1.2				5.5
			MAX6337					
Supply Current	I_{CC}	No load	$V_{CC} = 1.8V$		3.0	6.0	μA	
			$V_{CC} = 2.5V$		3.3	7.0		
Reset Threshold	V_{TH}	MAX633_US__D_-T, Table 1	$T_A = +25^\circ\text{C}$	$V_{TH} - 1.8\%$	V_{TH}	$V_{TH} + 1.8\%$	V	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{TH} - 3\%$	V_{TH}	$V_{TH} + 3\%$		
VCC Falling Reset Delay		VCC falling at 10V/ms			24		μs	
Reset Active Timeout Period	t_{RP}	MAX633_US__D1-T		1	1.5	2	ms	
		MAX633_US__D2-T		20	30	40		
		MAX633_US__D3-T		100	150	200		
RESET Output Low Voltage (MAX6336/MAX6337)	V_{OL}	Reset asserted	$I_{SINK} = 50\mu\text{A}, V_{CC} \geq 1.0V$			0.4	V	
			$I_{SINK} = 500\mu\text{A}, V_{CC} \geq 1.8V$			0.3		
RESET Output High Voltage (MAX6336)	V_{OH}	Reset not asserted	$I_{SOURCE} = 200\mu\text{A}, V_{CC} \geq 1.8V$	0.8VCC			V	
			$I_{SOURCE} = 500\mu\text{A}, V_{CC} \geq 2.7V$	0.8VCC				
RESET Output Voltage (MAX6335)	V_{OH}	Reset asserted	$I_{SOURCE} = 1\mu\text{A}, V_{CC} \geq 1.0V$	0.8VCC			V	
			$I_{SOURCE} = 200\mu\text{A}, V_{CC} \geq 1.8V$	0.8VCC				
	V_{OL}	Reset not asserted	$I_{SINK} = 500\mu\text{A}, V_{CC} \geq 1.8V$			0.3	V	
			$I_{SINK} = 1.2\text{mA}, V_{CC} \geq 2.7V$			0.3		
MR Minimum Pulse Width				1			μs	
MR Glitch Immunity		$V_{CC} = 2.6V$			160		ns	
MR Reset Delay		$V_{CC} = 2.6V$			0.42		μs	
MR Threshold	V_{MR}			0.3VCC		0.7VCC	V	
MR Pull-Up Resistance				12	20	30	k Ω	
RESET Output Leakage Current (MAX6337)		$V_{CC} > V_{TH}$, RESET deasserted				0.5	μA	


4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

Typical Operating Characteristics


(Reset not asserted, $T_A = +25^\circ\text{C}$, unless otherwise noted.)

MAX6335/MAX6336/MAX6337


SUPPLY CURRENT vs. TEMPERATURE




NORMALIZED RESET TIMEOUT PERIOD vs. TEMPERATURE




OUTPUT VOLTAGE LOW vs. SUPPLY VOLTAGE




OUTPUT VOLTAGE HIGH vs. SUPPLY VOLTAGE



MAXIMUM TRANSIENT DURATION vs. RESET COMPARATOR OVERDRIVE



VCC FALLING PROPAGATION DELAY vs. TEMPERATURE



4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

Pin Description

PIN		NAME	FUNCTION
MAX6335	MAX6336 MAX6337		
1	1	GND	Ground
—	2	$\overline{\text{RESET}}$	Active-Low Reset Output. $\overline{\text{RESET}}$ remains low while V_{CC} is below the reset threshold, or $\overline{\text{MR}}$ is asserted and for a reset timeout period (t_{RP}) after V_{CC} rises above the reset threshold, or $\overline{\text{MR}}$ is deasserted. $\overline{\text{RESET}}$ on the MAX6337 is open-drain.
2	—	RESET	Active-High Reset Output. RESET remains high while V_{CC} is below the reset threshold, or $\overline{\text{MR}}$ is asserted and for a reset timeout period (t_{RP}) after V_{CC} rises above the reset threshold, or $\overline{\text{MR}}$ is deasserted. RESET also asserts when $\overline{\text{MR}}$ is low.
3	3	$\overline{\text{MR}}$	Manual-Reset Input. A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted as long as $\overline{\text{MR}}$ is low, and for the reset timeout period (t_{RP}) after $\overline{\text{MR}}$ goes high. Leave unconnected or connect to V_{CC} if not used.
4	4	V_{CC}	Supply Voltage (0.7V to 5.5V)

Applications Information

Manual-Reset Inputs

Many μ P-based products require manual-reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for the reset active timeout period after $\overline{\text{MR}}$ returns high. $\overline{\text{MR}}$ has an internal 20k Ω pull-up resistor, so it can be left unconnected if not used. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual-reset function; external debounce circuitry is not required.

Interfacing to μ Ps with Bidirectional Reset Pins

Since the $\overline{\text{RESET}}$ output on the MAX6337 is open-drain, this device interfaces easily with μ Ps that have bidirectional reset pins, such as the Motorola 68HC11. Connecting the μ P supervisor's $\overline{\text{RESET}}$ pin with a single pull-up resistor allows either device to assert reset (Figure 1).

Negative-Going V_{CC} Transients

In addition to issuing a reset to the μ P during power-up, power-down, and brownout conditions, these devices are relatively immune to short-duration, negative-going V_{CC} transients (glitches). The *Typical Operating Characteristics* show the Maximum Transient Duration vs. Reset Comparator Overdrive graph. The graph shows the maximum pulse width that a negative-going V_{CC} transient may typically have without issuing a reset

signal. As the amplitude of the transient increases, the maximum allowable pulse width decreases.

Ensuring a Valid Reset Output down to $V_{CC} = 0$

When V_{CC} falls below 1V and approaches the minimum operating voltage of 0.7V, push/pull-structured reset sinking (or sourcing) capabilities decrease drastically. High-impedance CMOS-logic inputs connected to the $\overline{\text{RESET}}$ pin can drift to indeterminate voltages. This does not present a problem in most cases, since most μ Ps and circuitry do not operate at V_{CC} below 1V. For the MAX6336, where RESET must be valid down to 0, adding a pull-down resistor between $\overline{\text{RESET}}$ and GND removes stray leakage currents, holding RESET low




Figure 1. Interfacing to μ Ps with Bidirectional Reset Pins

4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

MAX6335/MAX6336/MAX6337




Figure 2. Ensuring Reset Valid down to $V_{CC} = 0$

(Figure 2a). The pull-down resistor value is not critical; $100k\Omega$ is large enough not to load $\overline{\text{RESET}}$, and small enough to pull it low. For the MAX6335, where RESET must be valid to $V_{CC} = 0$, a $100k\Omega$ pull-up resistor between RESET and V_{CC} will hold RESET high when V_{CC} falls below 0.7V (Figure 2b).

Since the MAX6337 has an open-drain, active-low output, it typically uses a pull-up resistor. With this device, RESET will most likely not maintain an active condition, but will drift to a non-active level due to the pull-up resistor and the reduced sinking capability of the open-drain device. Therefore, this device is not recommended for applications where the RESET pin is required to be valid down to $V_{CC} = 0$.

Table 1. Factory-Trimmed Reset Thresholds*

RESET THRESHOLD SUFFIX	$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	
	MIN	TYP	MAX	MIN	MAX
MAX633_US25D_	2.46	2.50	2.55	2.43	2.58
MAX633_US24D_	2.36	2.40	2.44	2.33	2.47
MAX633_US23D_	2.26	2.30	2.34	2.23	2.37
MAX633_US22D_	2.16	2.20	2.24	2.13	2.27
MAX633_US21D_	2.06	2.10	2.14	2.04	2.16
MAX633_US20D_	1.96	2.00	2.04	1.94	2.06
MAX633_US19D_	1.87	1.90	1.93	1.84	1.96
MAX633_US18D_	1.77	1.80	1.83	1.75	1.85
MAX633_US17D_	1.67	1.70	1.73	1.65	1.75
MAX633_US16D_	1.57	1.60	1.63	1.55	1.65

* Factory-trimmed reset thresholds are available in approximately 100mV increments, with a $\pm 1.8\%$ room-temperature variance.


4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

Selector Guide (standard versions*)


PART	OUTPUT STAGE	NOMINAL V_{TH} (V)	MINIMUM RESET TIMEOUT (ms)	SOT TOP MARK
MAX6335US23D3-T	Push/Pull RESET	2.30	100	KABQ
MAX6335US22D3-T	Push/Pull RESET	2.20	100	KAAR
MAX6335US20D3-T	Push/Pull RESET	2.00	100	KABP
MAX6335US18D3-T	Push/Pull RESET	1.80	100	KAAQ
MAX6335US16D3-T	Push/Pull RESET	1.60	100	KAAP
MAX6336US23D3-T	Push/Pull $\overline{\text{RESET}}$	2.30	100	KAAW
MAX6336US22D3-T	Push/Pull $\overline{\text{RESET}}$	2.20	100	KAAV
MAX6336US20D3-T	Push/Pull $\overline{\text{RESET}}$	2.00	100	KAAU
MAX6336US18D3-T	Push/Pull $\overline{\text{RESET}}$	1.80	100	KAAT
MAX6336US16D3-T	Push/Pull $\overline{\text{RESET}}$	1.60	100	KAAS
MAX6337US23D3-T	Open-Drain $\overline{\text{RESET}}$	2.30	100	KABS
MAX6337US22D3-T	Open-Drain $\overline{\text{RESET}}$	2.20	100	KAAZ
MAX6337US20D3-T	Open-Drain $\overline{\text{RESET}}$	2.00	100	KABR
MAX6337US18D3-T	Open-Drain $\overline{\text{RESET}}$	1.80	100	KAAZ
MAX6337US16D3-T	Open-Drain $\overline{\text{RESET}}$	1.60	100	KAAZ

* Sample stock is generally held on all standard versions.

Pin Configuration



Typical Operating Circuit




4-Pin, Ultra-Low-Voltage, Low-Power μ P Reset Circuits with Manual Reset

Chip Information

TRANSISTOR COUNT: 505

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



SOT-143 4LEPS

MAX6335/MAX6336/MAX6337

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _____ 7